Optimized IP Cores to Accelerate Your ASIC or FPGA Implementation